

UNITED STATES DEPARTMENT OF COMMERC United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/730,413	12/08/2003	Xiang Liu	Liu 25-18-17-7 2453		
46850 7590 01/09/2008 MENDELSOHN & ASSOCIATES, P.C. 1500 JOHN F. KENNEDY BLVD., SUITE 405			EXAMINER		
			PASCAL, LESLIE C		
PHILADELPH	IIA, PA 19102		ART UNIT	PAPER NUMBER	
			2613		
		·	MAIL DATE	DELIVERY MODE	
			01/09/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)	
Office A. C.	• •	10/730,413	LIU ET AL.	
Οπιτε Αττιο	n Summary	Examiner	Art Unit	
		Leslie Pascal	2613	
The MAILING DA Period for Reply	TE of this communication app	ears on the cover sheet with the c	orrespondence address	
WHICHEVER IS LONG - Extensions of time may be avairafter SIX (6) MONTHS from the - If NO period for reply is specifie - Failure to reply within the set or	ER, FROM THE MAILING DA lable under the provisions of 37 CFR 1.13 mailing date of this communication. d above, the maximum statutory period w extended period for reply will, by statute, a later than three months after the mailing	'IS SET TO EXPIRE 3 MONTH(STE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be time if apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI date of this communication, even if timely filed	l. ely filed the mailing date of this communication. (35 U.S.C. § 133).	
Status				
1) Responsive to cor	mmunication(s) filed on 29 Oc	<u>ctober 2007</u> .		
2a)⊠ This action is FIN	AL. 2b)☐ This	action is non-final.		
•		ice except for formal matters, pro		
closed in accorda	nce with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.	
Disposition of Claims				
4)⊠ Claim(s) <u>1-24</u> is/a 4a) Of the above of 5)□ Claim(s) is/a 6)⊠ Claim(s) <u>1-24</u> is/a 7)□ Claim(s) is/a	re rejected.			
Application Papers				
10) The drawing(s) file Applicant may not re Replacement drawing	equest that any objection to the one sheet(s) including the correction	r. epted or b) objected to by the Edrawing(s) be held in abeyance. See ion is required if the drawing(s) is objection. Note the attached Office	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. §	119			
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 				
Attachment(s)				
Notice of References Cited (2) Notice of Draftsperson's Pat 3) Information Disclosure State Paper No(s)/Mail Date	ent Drawing Review (PTO-948) ment(s) (PTO/SB/08)	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	te	

10/730,413 Art Unit: 2613

1. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Omum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

2. Claims 1, 3-11, 13-21 and 23-24 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1, 3-4, 6-7, 11, 13-14,21 and 23 of copending Application No. 10/782231. Although the conflicting claims are not identical, they are not patentably distinct from each other because although the copending application has more elements than the present application, the present application claim 1 reads on claims 1 and 3 of the copending application. Claim 1, lines 1-3 read on claim 1, lines 1-3 of the related application. Claim 1, lines 4-5 read on claim 1, lines 4-5 of the related application. Claim 1, lines 6-9 read on claim 3, lines 3-5 of the related application. Claim 1, lines 10-13 read on claim 1, lines 7-10 of the related application. Claim 1, lines 14-16 read on claim 3, lines 8-9 of the related application except that the related application does not claim specifics of the

10/730,413 Art Unit: 2613

window width which was amended. He claims that he has two windows within a one bit length, it would appear obvious, if not inherent that the window is less than a bit length since there are two "windows" within the bit period. He also claims that the window is selected to reduce contribution (as the present application does). It would appear that the window must be selected to be less than the bit length in order to provide this reduction (if one invention has the window less than the bit length and it provides the reduction, it would appear inherent that the other application must also have a window less in order to provide the reduction). Further, when using the disclosure as a dictionary for the window, it is clear that the window width is less than a bit slot. Claim 24 relates to the method of claim 1. In regard to claims 4, 14 and 23, see claim 6 of the copending application. In regard to claims 5 and 15, see claim 7 of the copending application. In regard to claim 11, see claims 3-4 and 11 of the copending application and the obvious statement for claim 1 above. In regard to claim 21, see claims 1, 3-4 and 20 of the copending application and the obvious statement for claim 1 above. In regard to claims 3 and 13, in that the sampling window would be a function of the eye opening in order to provide the highest quality signal, it would have been obvious to use the eye diagram in order to select a sampling window width. In regard to claims 6 and 16, in that the sampling window would be a function of the clock signal in order to provide the highest quality signal, it would have been obvious to align the sampling window with the clock in order to provide a proper sampling of the signal. In regard to claims 7, 10, 17 and 20, in that the sampling window would be a function of the duty cycle and in order to provide the highest quality signal, it would have been obvious to

10/730,413 Art Unit: 2613

use the duty cycle in order to select a sampling window width. In regard to claims 8-9 and 18-19, the applicant teaches that it is not critical what percentage the sampling width is with respect to the bit length. It would have been obvious to use plural small (small percentage which would be less than 20%) sampling widths in order to provide a proper sampling of the signal. This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-3, 5-13, 15-22 and 24_are rejected under 35 U.S.C. 103(a) as being unpatentable over Moeller (2003/0170022).

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the application is

10/730,413 Art Unit: 2613

the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C. 103(a). See MPEP § 706.02(I)(1) and § 706.02(I)(2).

Regarding claims 1, 11, 21 and 24, Moeller discloses: converting an optical signal into an electrical signal having an amplitude corresponding to optical power of the optical signal (e.g., 230 in Fig. 2, 530 in Fig. 5); sampling the electrical signal using at least one sampling windows contained within a time interval having a one-bit length (the multiple sampling points in Fig. 4 correspond to one bit slot) to generate bit estimate values (multiple Sampling points in Fig. 4), wherein sampling the electrical signal comprises integrating the electrical signal over a first sampling window to generate a first integration result (integration for the left sampling point in Fig. 4 is implied in the decision circuit 240 to generate the output bit estimate values); comparing the first integration result with a first decision threshold value to generate a first bit estimate value (e.g., threshold in Fig. 4); integrating the electrical signal over a second sampling window to generate a second integration result (integration for the right sampling point in Fig. 4 is implied in the decision circuit 240 to generate the output bit estimate values); and comparing the second integration result with a second decision threshold value to generate a second bit estimate value (e.g., threshold in Fig. 4); and applying a logical function to the two or more bit estimate values to generate a bit sequence corresponding to the optical signal (e.g., gate 260 in Fig. 2, gate 570 in Fig.

10/730,413 Art Unit: 2613

5).

Each sampling window has a width (each sampling point in Fig. 4 has its own finite width); the electrical signal has a series of waveforms comprising first and second pluralities of waveforms, wherein each waveform of the first plurality represents a binary "0" and each waveform of the second plurality represents a binary "x" (waveforms below the threshold represent "0", waveforms above the threshold represent 'T'); and for each sampling window:

a waveform is integrated over the sampling window width to generate a corresponding bit estimate value (integration is implied in the decision circuit 240 to generate the output bit estimate values); and

Moeller does not expressly disclose:

the sampling window width is selected to reduce contribution of the second plurality of waveforms into integration results corresponding to the first plurality of waveforms. However, such a selection of sampling window width is intuitively obvious. At the time the invention was made, it would have been obvious to one of ordinary skill in the art to provide such a selection of sampling window width. One of ordinary skill in the art would have been motivated to do this in view of an obviously undesirable counterexample. That is, consider the option of a sampling window that is as wide as the bit slot. With such a wide sampling window, the "1" waveforms of pulses with timing jitter from adjacent bit slots can adversely contribute to the integration results corresponding to "0" waveforms. This contribution can lead to inaccurate sampling results. Accordingly, it follows that one would be motivated to select a sampling window width to reduce this

10/730,413 Art Unit: 2613

contribution, e.g., a sampling window width that is narrower than the bit slot.

For example, lower threshold values may help avoid spontaneous beat noise at the mark level of a sampling window, and higher threshold values may help avoid spontaneous beat noise and thermal noise at the space level of a sampling window. Regarding claims 5 and 15, Moeller discloses: The method of claim 1, comprising: generating a first clock signal based on the electrical signal (10 GHz clock tone in paragraph [0021]);

multiplying a frequency of the first clock signal to generate a second clock signal (40 GHz clock from 1:4 frequency multiplier in paragraph [0021]); and sampling the electrical signal at a sampling rate corresponding to the second clock signal to generate a bit stream carrying the first and second bit estimate values (sampling according to the 40 GHz clock in paragraph [0021]). Regarding claim 14, Moeller discloses: The receiver of claim 11, comprising: a decision circuit (e.g., decision circuit 240 in Fig. 2) coupled to the signal converter; a clock recovery circuit coupled to the signal converter and adapted to generate a first clock signal based on the electrical signal (implied circuitry for recovering the 10 GHz clock tone in paragraph [0021]); and a clock multiplier coupled between the clock recovery circuit and the decision circuit and adapted to multiply a frequency of the first clock signal to generate a second clock signal (40 GHz clock from 1:4 frequency multiplier in paragraph [0021]), wherein the decision circuit is adapted to sample the electrical signal at a sampling rate corresponding to the second clock signal to generate a bit stream carrying first and second bit estimate values (sampling according to the 40 GHz clock in paragraph

10/730,413 Art Unit: 2613

[0021). regard to claims 3 and 13, in that the sampling window would be a function of the eye opening in order to provide the highest quality signal, it would have been obvious to use the eye diagram in order to select a sampling window width. In regard to claims 6 and 16, in that the sampling window would be a function of the clock signal in order to provide the highest quality signal, it would have been obvious to align the sampling window with the clock in order to provide a proper sampling of the signal. In regard to claims 7, 10, 17 and 20, in that the sampling window would be a function of the duty cycle and in order to provide the highest quality signal, it would have been obvious to use the duty cycle in order to select a sampling window width. In regard to claims 8-9 and 18-19, the applicant teaches that it is not critical what percentage the sampling width is with respect to the bit length. It would have been obvious to use plural small (small percentage which would be less than 20%) sampling widths in order to provide a proper sampling of the signal. In regard to claims 2, 12 and 22, see paragraph 29 of the reference which teaches that he adjusts the threshold in order to adjust the "1"s and "0"s, it would have been obvious to adjust the threshold in reduce noise since he teaches adjusting the threshold to improve the levels.

5. Claims 4, 14 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moeller as applied to the claims above, and further in view of Yonenaga et al. (Ref BF on the IDS of 5-16-05, "Dispersion-tolerant optical transmission system using duo binary transmitter and binary receiver", hereinafter 'Yonenaga").

Regarding claims 4, 14 and 23, Moeller does not expressly disclose the method of claim 1, wherein the optical signal is an optical duo binary signal. Although Moeller considers return-to-zero (RZ) coding (paragraph [0017]), notice the duo binary coding of Yonenaga (p. 1530, col. 2, middle paragraph - p. 1531, 1st

10/730,413 Art Unit: 2613

paragraph). At the time the invention was made, it would have been obvious to one of ordinary Skill in the art to employ the duo binary coding of Yonenaga. One of ordinary skill in the art would have been motivated to do this for any of the following advantages: higher tolerance to fiber chromatic dispersion that limits transmission distance and suppression of stimulated Brillouin scattering (SBS) (Yonenaga, p. 1530-1531, bridging paragraph). Moeller in view of Yonenaga discloses the receiver wherein the optical signal is an optical duo binary signal (Yonenaga, p. 1530, col. 2, middle paragraph - p. 1531, 1st paragraph).

- 6. In regard to the applicants' arguments that the double patenting should be withdrawn in this case, in view of the 103 rejections, this argument is moot. The applicant argues that the 132 affidavit provides evidence that the Moeller reference is "to the same inventor". The Moeller reference has a different inventive entity. The present application has plural inventors. The Moeller reference has a single inventor. These are two separate inventive entities. The affidavit does not change this, nor does it even explain how they are the same inventor. One common inventor does not make them the same inventive entity. See MPEP 706.02(a), section II, section B. This clearly teaches that different inventors in different applications/patents, even if there is a common inventor are not "the same inventor".
- 7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

10/730,413 Art Unit: 2613

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leslie Pascal whose telephone number is 571-272-3032. The examiner can normally be reached on Monday and Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jason Chan can be reached on 571-272-3022. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Leslie Pascal/
Primary Examiner
Art Unit 2613